Abstract-The voltage source converters (VSCs) are often connected in parallel in a wind energy conversion system to match the high power rating of the modern wind turbines. The effect of the interleaved carriers on the harmonic performance of the parallel connected VSCs is analyzed in this paper. In order to achieve lowswitching losses, the 60
I. INTRODUCTION
T HE power electronics converters play a vital role in integrating a wind turbine into the power system [1] . The full scale power converter is often used in modern wind energy conversion system (WECS) due to its ability to provide the reactive power compensation and a smooth grid connection for the entire speed range, and it is generally realized using threephase two-level pulsewidth modulated voltage source converter (VSC) [2] . The general trend is to use the wind turbines with high output power (megawatt scale) [3] , and the switching frequency of the semiconductor devices employed in these systems is often limited [4] . Therefore, large filters are required in order to meet the stringent power quality requirements imposed by the utility [5] . These filters occupy significant amount of space in the overall system [6] . Moreover, considerable losses occur in the filter components and the overall conversion efficiency is compromised if large filter components are used [4] . They The authors are with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: gvg@et.aau.dk; lbe@et.aau.dk; ret@et.aau.dk; tak@et.aau.dk; fbl@et.aau.dk).
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Digital Object Identifier 10.1109/TPEL.2015.2394460 also result in increased cost of the overall converter system [7] . Therefore, the filter size should be made as small as possible to achieve efficient, compact, and cost-effective WECS system. Due to the limited power handling capability of the existing semiconductor devices, the two-level VSCs are often connected in parallel [8] - [11] to match the high power rating of the wind turbine. The parallel connected VSCs can be operated with interleaved carriers to reduce the value of the filter components [12] - [18] . However, the carrier interleaving results in commonmode voltage difference across the parallel VSCs. If the conventional three limb three-phase differential mode inductor is used without any additional circulating current filter, high commonmode circulating current flows as there is no high permeability magnetic path available for the common-mode flux in the three limb three-phase differential mode inductor [19] . Another approach is to use the single-phase inductor, which acts as both the circulating current filter and the line filter and permits the use of the interleaved carriers without having any additional circulating current filter. However, the use of the single-phase inductor does not bring any advantages in terms of size reduction of the filter components [20] and a dedicated filter to suppress the circulating current is often required.
The use of the parallel interleaved VSCs for the active power filter application is presented in [13] and [14] , where a commonmode inductor is employed to suppress the circulating current and the reduction in the size of the passive components is demonstrated. A use of coupled inductor (CI) for suppressing the circulating current is presented in [21] , and substantial size reduction of the filter components can be achieved by using the CI over the single-phase line inductor solution [20] . However, the control complexity increases as the precise control over the fundamental frequency circulating current is required in order to avoid the saturation of the CI [22] .
Some of the harmonic components that are present in the switched output voltage of the individual VSCs can be canceled by using the interleaved carriers. Miller et al. [12] studied the line current harmonic cancellation effect of N parallel interleaved VSCs. The effects of the pulsewidth modulation (PWM) scheme, the interleaving angle, and the modulation indices on the line current quality are analyzed in [15] . The optimal interleaving angle to improve the line current quality is discussed in [16] . Mao et al. [17] presented a hybrid PWM scheme, involving multiple switching sequences and different interleaving angles to improve the line current quality.
The interleaved carriers in the parallel VSCs can reduce the filtering requirement by phase shifting some of the harmonic components and thus fully or partially cancel their contribution in the line current. Further reduction in the values of the filter components can be achieved by using a high-order filter [23] . The LCL filter is an attractive option [24] - [26] , and it is commonly used in the WECS [2] . For the LCL filter, the admittance transfer function is given as
where L f is the converter-side inductor, L g is the grid-side inductor, C f is the filter capacitor, I g is the grid current, V g is the grid voltage, and V PW M is the switched voltage of the VSC. The resonant frequency of the LCL filter is given as
Due to the presence of the complex conjugate poles, the roll-off of the high-frequency components (higher than the ω r,LC L ) is −60 dB/decade. Therefore, the LCL filter offers good attenuation to the high-frequency harmonic components, and it can effectively reduce the differential mode electromagnetic interference (above 150 kHz) [24] . The switched voltages at the VSC terminals have harmonic components concentrated around the multiple of the carrier frequency. Due to the limited switching capability of the semiconductor devices used in the high-power applications, a fairly high value of the filter components is required for the LCL filter to attenuate the major harmonic components (first carrier frequency and its sideband harmonics). The value of the filter components can be reduced by using an LC trap branch, which is tuned to attenuate the major carrier harmonics and its sideband harmonics. This can be realized by inserting an inductor in series with the capacitor of the LCL filter [27] . The use of the LC trap branch to attenuate the sideband harmonic components around the carrier frequency is proposed in [27] and [28] . The multiple LC trap branches are used to attenuate the carrier harmonic and its sideband harmonic components around the carrier frequency and its multiple in [29] and [30] . The admittance transfer function of the line filter with the LC trap branch, commonly known as trap filter, is given as
The resonant frequencies are given as
where L t is the inductor inserted in series with the capacitor C f of the LCL filter. From (4), it is evident that the ω r,trap is less than the ω t . Due to the introduction of the complex conjugate zeros, the roll-off of the high-frequency components (higher than the ω t ) is −20 dB/decade. This leads to a poor attenuation of the high-frequency harmonic components. On the contrary, the LCL filter offers good attenuation to the high-frequency harmonic components. Therefore, the LC trap branch along with the LCL filter can be used to achieve the desired filtering performance (both at the low-and high-frequency components) with small values of the filter components. The use of such a filter for single VSC is presented in [31] . However, the high-frequency attenuation is compromised due to insertion of the damping resistor in series with the capacitive branch. The VSCs are often connected in parallel in the WECS and the use of interleaved carriers to fully or partially cancel the effect of some of the harmonic frequency components is proposed in this paper. The design procedure of the LCL filter with additional LC trap branch of two parallel interleaved VSCs is presented. The paper is organized as follows: The operation of the parallel interleaved VSCs is briefly described in Section II. The analysis of the proposed high-order line filter is discussed in Section III and the filter design constraints along with the stepby-step design procedure are presented in Section IV. The simulation and the experimental results are finally presented in Section V to verify the analysis.
II. PARALLEL INTERLEAVED VOLTAGE SOURCE CONVERTERS
The carrier signals of the parallel connected VSCs in WECS (see Fig. 1 ) are interleaved to reduce the value of the filter components. The effect of the interleaved carriers on the operation of the parallel VSCs is analyzed in this section.
The interleaved operation of the parallel VSCs: 1) improves the line current quality; 2) reduces the switch current ripple of each VSC, provided the circulating current is suppressed effectively. Therefore, the value of the filter components can be reduced. However, additional inductive filter is required to suppress the circulating current. A CI is used as a circulating current filter [15] , [20] - [22] , [32] - [34] due to its effectiveness in suppressing the circulating current. Multiple parallel interleaved VSCs with magnetic coupling between the parallel interleaved legs of the corresponding phase can be realized using the following configurations [21] : 1) whiffletree configuration; 2) cyclic cascade configuration; 3) using a magnetic structure with multiple parallel magnetic limbs. In addition to suppress the circulating current, the CI also performs the function of averaging the switched output voltage of the parallel interleaved legs [21] . The values of the line filter components depend on the magnitude of the individual harmonic component in the average output voltage, which is the same in all of the above mentioned CI configurations. Therefore, the line filter design can be carried out independently, without considering the circulating current filter arrangement.
In this paper, the WECS with two parallel interleaved VSCs is considered. However, the line filter design approach, presented in this paper, can be used for any number of parallel interleaved VSCs. The use of the LC trap branch with the conventional LCL filter is proposed. The converter-side inductor L f , the grid-side inductor L g , and the capacitor C f forms the LCL filter. The series connection of the L t and C t forms the LC trap branch. The WECS is connected to a medium-voltage network by using a step-up transformer. The leakage inductance of a step-up transformer often ranges from 0.04 to 0.06 p.u. [35] , and it is considered as a part of the grid-side inductance L g .
The interleaving angle of 180
• is used as it results in optimal harmonic performance at high-modulation indices [16] . The closed-form analytical solution to determine the individual voltage harmonic components of the pulsewidth modulated voltage is derived. Moreover, the relationship between the maximum value of the switch current ripple and the converter-side inductor is also obtained in this section.
A. Modulation Scheme
The 60
• clamp discontinuous PWM (DPWM1) [36] scheme clamps the output terminals of the VSCs to the positive and the negative terminals of the dc-link for a 60
• interval each in a fundamental cycle, as shown in Fig. 2 . The clamping intervals of 60
• are arranged around the positive and negative peak of the fundamental reference voltage. For the applications, where the displacement power factor is close to unity, the switching is avoided when the current through the devices is near its peak [37] . In addition to the active power, the WECS is also required to provide reactive power within a power factor range of 0.95 leading to 0.95 lagging. In this case, the use of the DPWM1 would result in the switching losses reduction up to 45% compared to that of the continuous space vector modulation [38] .
B. Voltage Harmonic Distortion
Equations (5)- (7) shown at the bottom of the next page, where V dc is the dc-link voltage, M is the modulation index, and q = m + n(ω 0 /ω c ).
As a result of the interleaved carriers, the pole voltages (measured with respect to the dc-link midpoint O in Fig. 1 ) of the VSC2 are phase shifted by the interleaving angle with respect to that of the VSC1. The pole voltages of phase A of two interleaved VSCs are shown in Fig. 3 depend on the magnitude of the individual harmonic components in the average pole voltage and the line filter admittance. Therefore, the magnitude of the individual harmonics components of the average pole voltage is derived hereafter.
As a result of the modulation, the pole voltages have undesirable harmonic components in addition to the desired fundamental component. This harmonic components can be represented as the summation series of sinusoids [36] , characterized by the carrier index variable m and the baseband index variable n as shown in (5) . The hth harmonic component is defined in terms of m and n, and it is given as
where ω 0 is the fundamental frequency and ω c is the carrier frequency.
The harmonic coefficients A m n and B m n in (5) are evaluated for each 60
• sextant using the double Fourier integral. The closed-form theoretical harmonic solution for the first VSC for asymmetrical regular sampled DPWM1 is evaluated and given in (6) . The coefficients in (6) contains J y (z), which represents the Bessel functions of the first kind of the order y and argument z. The carrier signal for the second VSC is phase shifted by an interleaving angle of 180
• . The theoretical harmonic solution for the second VSC is also evaluated. The magnitude of the individual harmonic components is the same in both of the VSCs. However, some of the harmonic components in the pole voltage of VSC2 are in phase opposition to that of the VSC1. As a result, these harmonic components do not appear in the harmonic spectra of the average pole voltage. The theoretical closed-form harmonic solution of the average pole voltage is given by (7) and the harmonic spectrum for the modulation index M = 0.95 is also depicted in Fig. 5 (b) . The double summation term in (5) is the ensemble of all possible frequencies, formed by taking the sum and the difference between the carrier harmonics, the fundamental waveform and its associated baseband harmonics [36] . Careful examination of (7) reveals that the cos( m π
2 ) term appears as a multiplication factor in each summation term. As a result, the harmonic coefficients in (7) are zero for all the odd multiple of the carrier index variable m. Therefore, the side band harmonics around the odd multiple of the carrier harmonic frequencies are reduced. This is evident from Fig. 5(b) , where the pulse ratio is ω c /ω 0 =51. The magnitude of the harmonic components around the 51th harmonic and its odd multiple is reduced considerably compared to that of the individual VSC, as shown in Fig. 5 . Also, the magnitude of all even harmonic components is negligible. This happens due to the presence of the sin( nπ 2 ) as a multiplication term in the nth order Bessel function, as given in (7).
C. Switch Current Ripple
The switch current ripple influences the design of both the passive and the active components. Therefore, the maximum value of the peak-to-peak switch current ripple for interleaved VSCs is derived in this section. Due to the phase symmetry, only the current through the semiconductor devices of phase A is analyzed.
Even when the carriers are not interleaved, small circulating current flows due to the hardware and control asymmetries. Due to the interleaved carriers, this current further increases. Therefore, the switch currents I x,1 and I x,2 have the following two distinct components: 1) the component contributing to the resultant line current; 2) the circulating current; and the switch current can be given as
where x = phase [A, B, C]. I x1 and I x2 are the components of the switch currents contributing to the resultant line current and I x,c is the circulating current. By neglecting the effect of the hardware and the control asymmetries, the line current is assumed to be shared equally between the VSCs (I x1 = I x2 ). From (9), the circulating current can be given as
and the dynamic behavior of the circulating current can be described as
where L c is the inductance offered to the circulating current. A CI is used as a circulating current filter due to its effectiveness in suppressing the circulating current. The CI is constructed without introducing any intentional air gap in the magnetic flux path. As a result, it offers high inductance to the circulating current and thus the contribution of the circulating current toward the switch current can be neglected. This assumption is also verified by the experimental studies given in Section V. The resultant current I x is assumed to be shared equally between the VSCs and by neglecting the contribution of the circulating current, the switch current is given as
where I x,f is the fundamental frequency component of the line current and the ΔI x is the ripple current.
D. Ripple Component of the Resultant Line Current ΔI x
The switch current ripple is half of the ripple component of the resultant line current ΔI x and the relationship between the ΔI x and L f is derived in this section. In the interest of brevity, following assumptions are made: 1) the grid voltage is assumed to be free from the harmonic distortions; 2) the fundamental component of the switch current is assumed to be in phase with the fundamental component of the reference voltage. The reference space voltage vector is synthesized using the discrete voltage vectors such that the volt-second balance is maintained. The difference between the applied voltage vector and the reference space vector is known as the error voltage vector, and it is illustrated in Fig. 6 . The harmonic flux vector is a time integral of this error voltage vector, and it is directly proportional to the ripple current [39] - [41] . For the parallel interleaved VSCs, the flux linkage in the converter-side inductor L f is the average of the harmonic flux vectors of the individual VSCs.
The harmonic flux vector can be decomposed into d-axis and q-axis components. For the unity power factor operation, the switch current ripple for phase A becomes maximum for the reference space vector angle ψ = 0
• . At this instant, the ripple current of phase A can be obtained by only evaluating the d-axis component of the harmonic flux vector, and it is given as
where T The peak-to-peak value of the resultant d-axis harmonic flux for ψ = 0
• is given as
This is equal to the peak-to-peak value of the flux linkage in the L f and the peak-to-peak current ripple in the I x is given as
Considering an equal current sharing between the VSCs, the peak-to-peak value of the switch current ripple is half of the ΔI x(pp) . From (15), it is evident that the switch current ripple is the function of a dc-link voltage V dc , the modulation index M , and the switching frequency f c . For the given V dc and f c , the peak-to-peak value of the switch current ripple is maximum for the modulation index of M = 1, and it is given as
Once the desired maximum value of the switch current is chosen, the minimum value of the converter-side inductance L f ,min can be obtained using (16) Equations (17)- (19) as shown at the bottom of the next page.
III. LINE FILTER
The line filter arrangement for the parallel interleaved VSCs is shown in Fig. 1 and its single-phase equivalent circuit is also depicted in Fig. 8 . The converter-side inductor L f , the grid-side inductor L g , and the capacitor C f forms the LCL filter. The series connection of the L t and C t forms the LC trap branch. The L f and L g are designed to carry the rated current and the equivalent series resistance (ESR) of these inductors are normally small [42] compared to the L t and its effect in the low-frequency region (up to 9 kHz) can be neglected for the filter design. The admittance transfer function of the filter (only considering the ESR of the LC trap branch) is given by (17) . The resonant frequencies of the complex conjugate poles are given by (18) . The complex conjugate zeros are also introduced due to the presence of the LC trap branch, and it is given as The quality factors are given as
where R t is the ESR of the LC trap branch. The variation of the magnitude of the admittance transfer function of the line filter with respect to the frequency is depicted in Fig. 9 . The magnitude of the simplified admittance transfer function closely matches with magnitude of the actual filter transfer function (considering the ESR of all the filter components) in the low-frequency region, as shown in Fig. 9 . The effect of the additional LC trap branch is evident in the vicinity of the frequency of 2f c , as shown in Fig. 9 . The magnitude of the admittance transfer function of the trap filter proposed in [27] and [28] is also plotted in Fig. 9 for comparison. Due to the presence of the capacitive branch C, the line filter offers a good attenuation to the high-frequency components. Therefore, it can effectively reduce the differential mode electromagnetic interference (above 150 kHz). However, the additional pole pairs with a resonant frequency ω r 2 are present in the proposed filter, as shown in Fig. 9 . The value of the resonant frequency ω r 1 of the proposed filter is slightly less than that of the trap filter ω r,trap and it is important to incorporate necessary damping to avoid amplification of the harmonic components, present in close proximity of ω r 1 . The parallel R d /C d branch is used to provide necessary damping at ω r 1 . However, the introduction of the damping branch slightly reduces the attenuation offered to the high-frequency harmonic components, as shown in Fig. 9 .
IV. FILTER DESIGN
The filter is designed for a 2.2-MVA WECS system shown in Fig. 1 . The WECS is connected to a medium-voltage network using a step-up transformer. The leakage inductance of a step-up transformer often ranges from 0.04 to 0.06 p.u. [35] , and it is considered as a part of the grid-side inductance L g . The analysis and the design methodology are also verified by performing experiments on a small-scale (11 kVA) laboratory setup. The base values for both of the systems are given in Table I . The filter design constraints and the step-by-step design procedure are given in this section.
A. Design Constraints 1) Harmonic Current Injection Limits:
The harmonic current injection limit for a generator connected to the mediumvoltage network, specified by the German Association of Energy and Water Industries (BDEW) [5] , [26] , [43] , is considered in this paper. The permissible harmonic current injection is determined by the apparent power of the WECS and the short-circuit ratio (SCR) at the point of the common coupling
where (PCC). The maximum current injection limit of the individual harmonic components up to 9 kHz is specified in the standard and the limits for the WECS connected to the 10-KV mediumvoltage network are given in Table II . Special limits are set for the odd-ordered integer harmonics below the 25th harmonic, as given in Table II . The SCR is taken to be 20 and the allowable injection limits of individual harmonic components on the lowvoltage side (690 V) for the 2.2-MVA WECS are calculated. The calculated current injection limits for the individual harmonic components are shown in Fig. 10 .
2) Maximum Switch Current Ripple:
The controllability of the system is affected if the switch current has a high ripple content [6] . Therefore, the maximum value of the peak-to-peak switch current ripple is restricted to 0.45 p.u. in this design.
3) Reactive Power Consumption: The current flowing through the semiconductor devices, the converter-side filter inductor L f and the circulating current filter L c can be minimized by limiting the current drawn by the shunt branches of the line filter. Moreover, when VSCs are modulated using DPWM1, the switching losses increase with the increase in the phase difference between the reference voltage and the fundamental component of the switch current. Therefore, the switching losses can also be minimized by making the reactive power consumption of the line filter as small as possible. The grid voltage may vary over a range of 1 ± 0.1 p.u. and the reactive power consumption of the shunt branches of the line filter is restricted to 0.05 p.u. for the maximum grid voltage of 1.1 p.u. 
B. Filter Design Procedure
The value of the line filter components is mainly determined based on: 1) the individual voltage harmonic components that appear across the line filter; 2) the maximum value of the switch current ripple. The magnitude of the individual harmonic frequency components that appears across the line filter is determined by the difference of the magnitude of the corresponding harmonic frequency component in the average of the phase voltages of the parallel interleaved legs and the magnitude of the same harmonic frequency component in the grid voltage. The average of the phase voltages of the parallel interleaved legs is independent of the arrangement of the CI. Therefore, the design of the line filter can be carried out independently. The interleaved operation of the parallel VSCs partially or completely eliminates some of the voltage harmonic components in the average of the phase voltages of the interleaved legs. Therefore, the reduction in the value of the line filter components can also be achieved. A step-by-step design procedure for the proposed line filter is illustrated in this section.
1) Virtual Voltage Harmonics:
The magnitude of the individual harmonic components in the injected grid current is the multiplication of the magnitude of the respective harmonic component in the averaged pole voltage and the admittance offered by the filter at that harmonic frequency. The theoretical harmonic solution of the V x,avg can be obtained using (7) . From (7), it is evident that the harmonic coefficients are the function of the dc-link voltage V dc and the modulation index M . Therefore, for a given value of the dc-link voltage, the magnitude of the individual harmonic components varies with the modulation index M . The magnitudes of the individual voltage harmonic component of V x,avg for the different modulation indices are shown in Fig. 11 . In order to satisfy the harmonic current injection limit over the entire operating range, the worst case magnitude of the individual harmonic components of V x,avg is required. The spectrum comprises the maximum values of the individual voltage harmonic components over the entire operating range and it is defined as a virtual voltage harmonic spectrum (VVHS) [26] .
VVHS for the considered modulation range and the maximum value of the dc-link voltage is calculated and it is depicted in Fig. 11 . The magnitude of most of the harmonic components (except those harmonic components, which are present around the even multiple of the carrier harmonic) increases as the modulation index approaches the lower limit. On the other hand, the harmonic components around the even multiple of carrier frequency harmonic increases with increase in the modulation index (see Fig. 11 ).
2) Required Filter Admittance: The worst case filter admittance requirement is obtained from the harmonic current injection limit and the VVHS of the phase voltage. The required admittance for the hth harmonic component is given as
where I * h,BDEW is the BDEW current injection limit of the hth harmonic component and 
3) Selection of the LC Trap Branch Parameters:
As a result of the interleaved carriers with an interleaving angle of 180
• , the magnitude of the harmonic components around the odd multiple of the carrier frequency is reduced considerably. Therefore, the major voltage harmonic components appear around the second carrier frequency harmonic (2f c ), as shown in Fig. 11 . The line filter should offer small admittance to these harmonic components, which can be achieved by tuning the LC trap branch, such that the resonant frequency ω t is equal to 2f c .
The resonant frequency of the LC trap branch is given by (20) . The attenuation offered by the filter to the base band harmonics of the second carrier frequency harmonic depends on the quality factor of the LC trap branch, given by (21) . The magnitude of the voltage harmonic components in vicinity of the second carrier frequency harmonic increases with increase in the modulation index, as shown in Fig. 11 . Therefore, the required value of the quality factor of the LC trap branch strongly depends on the maximum operating value of the modulation index M .
The capacitors are available in standard values and the selection of the values of the L t and C t to realize the required value of the quality factor is driven by the availability of the capacitor. The value of C t is chosen to be 0.02 p.u. in this design. The value of L t is taken to be 0.0048 p.u. in order to have the resonant frequency of the trap branch at twice the switching frequency. The quality factor of the trap branch is 25, which is sufficient to achieve the required attenuation around the second carrier frequency harmonics.
4) Selection of L f , L g , and C: As a result of an interleaved carrier, the voltage magnitude of the odd multiple of the carrier harmonics and its side bands is reduced considerably, as shown in Fig. 11 . The proposed line filter introduces a resonance at ω r 1 and ω r 2 . The damping requirement can be reduced by choosing the filter parameters such that the resonances occur at the frequencies where the magnitude of the voltage harmonics are small.
The values of ω r 1 and ω r 2 are chosen to be 2.05 and 7.65 kHz, respectively. Once the values of ω t , ω r 1 , and ω r 2 are decided, the Q r 1 and Q r 2 are obtained using (21) . From these values, the C eq is calculated, which is given as
For the given values of the ω t , ω r 1 , and ω r 2 , the product of L and C is given as
As the value of C t is already fixed, the value of C can be obtained using (19) and (23) . The desired value of the L can be achieved by selecting the proper values of L f and L g . Many possible combinations of L f and L g exist. Let
where α is a constant, and it is greater than one. Using (19) and (25), L f can be given as
For the given range of grid voltage variation, the maximum value of the dc-link voltage, which is required to ensure the VSC operation in a linear modulation range, is decided by the value of the inductance (L f + L g ). Therefore, L f + L g should be made as small as possible. The minimum value of L f + L g can be obtained by selecting α = 2, where the values of L f and L g are equal. However, from a cost point of view, this combination may not be optimal. For α > 2, the value of L g is more than the value of L f . The reverse is true for 1 α 2. The value of α = 2 is taken as the starting point. In case a harmonic injection limit is violated, the design is discarded and a new value of the α will be selected. The maximum value of the α is limited by the switch current ripple, and it is given as
In case a harmonic injection limit is violated even with α max , the design is discarded and new design will be evaluated by changing the parameters of the LC trap branch. The filter admittance plot for different values of α is shown in Fig. 12 .
As mentioned earlier, appropriate damping is required to avoid amplification of the harmonic components around ω r 1 and ω r 2 . Therefore, a C d /R d branch has been added. The capacitive branch is split into two separate branches and a resistor is inserted in one of the branches, as shown in Fig. 13 . Let
The introduction of the C d /R d damping branch changes the resonant frequencies ω r 1 and ω r 2 . The worst case change in the resonant frequency can be obtained by setting R d = ∞ [44] . The worst case variation in the resonant frequencies as a function of β is shown in Fig. 14 . ω r 1 varies in a small range, whereas the variation in ω r 2 is more and increases sharply as β approaches one. For a given value of R d , the losses in the damping branch and admittance offered to the high-frequency components also increase as β approaches one. In order to restrict the variation in the resonant frequencies in a narrow range and to reduce the inventory [25] , β is taken to be 0.5.
) and a pole (p = z/γ and γ < 1) in the admittance transfer function of the line filter. The value of γ can be obtained by solving the denominator polynomial, as given in the Appendix. Considering the complexity involved in solving the quintic function, only the information of the additional zero is used to obtain the minimum value of the damping resistor, R d,min . Once R d,min is obtained, the required value of the damping resistor R d is determined by using the frequency response characteristic of the filter admittance transfer function given in the Appendix. The improved resonance damping can be achieved by selecting R d and C d such that the |z| < ω r 1 [44] . Using this relation, the minimum value of the required damping resistor R d,min can be obtained, and it is given as
The line filter is designed by following the above mentioned procedure. The final filter parameters are given in Table IV and the its admittance plot is also depicted in Fig. 15 . The effect of the line impedance (L grid ) variation on the filter performance is also shown. The value of ω r 1 reduces slightly with the increase in the grid impedance, whereas the ω t remains unaltered.
5) Comparison With the LCL Filter:
Reduction in the value of the filter components is achieved using the proposed highorder filter. This has been verified by comparing the values of the filter components of the proposed filter with that of the LCL filter.
The single-phase equivalent circuit of the LCL filter with the parallel R d /C d damping branch is shown in Fig. 16 . L f is the converter-side inductor, L g is the grid-side inductor, and C f is the filter capacitor. The parameters of the damping branch are chosen as per the procedure specified in [6] . The admittance transfer function of the LCL filter is given by (1) . The value of the filter components of the LCL filter is chosen such that the filter admittance is less than the required value of the filter admittance for the harmonic frequency components up to 9 kHz (as per the BDEW limits). The admittance plot of the LCL filter along with the required filter admittance is shown in Fig. 17 .
The values of the filter components of the designed LCL filter are given in Table III , along with the filter parameters of the proposed filter. The total shunt capacitance (C f + C d + C t ) in the proposed filter is 0.0386 p.u., against the 0.16 p.u. in the LCL filter. The reduction in the value of the shunt capacitor improves the efficiency, as shunt capacitors draws reactive current and increases resistive losses. In addition, it also increases switching losses when the VSCs are modulated using the DPWM1 scheme. The use of the proposed line filter result in 42% reduction in the values of the series inductors (L f + L g ). This reduces the volume of the inductive components, as inductors L f and L g are designed to carry the rated value of the current and occupy significant amount of space. The proposed line filter requires an additional trap inductor L t = 0.0048 p.u. However, the value of L t is very small. In addition, L t is placed in the shunt branch and carries small current. Therefore, the volume of this additional inductor is small compared to the reduction achieved in L f and L g .
C. Controller Design
The grid current is controlled using the proportionalintegral (PI) controller (see Fig. 18 ). The control variables are transformed to a synchronously rotating frame, which rotates at the fundamental frequency of the grid voltage. The transfer function of the PI controller is given by
where K i is the integral gain and the K p is the proportional gain of the PI controller. The control and PWM delay is represented by the G d (s). The transfer function of the filter G f (s) is given in the Appendix. The parameters of the designed filter are given in Table IV . The continuous transfer functions are discretized and the controller parameters are calculated in the discrete time domain using the root locus theory. The controller is designed to have a damping factor of 0.707. The parameters of the PI controller to meet the given damping factor requirement are K p = 0.168 and K i = 1310. Fig. 19 shows the root locus in the z-plane of the closed-loop system with the designed controller parameters. The pole map of the closed-loop system for varying values of the grid-side inductance L g is also shown in Fig. 19 , where L g is the summation of the leakage inductance of the step-up transformer and the line inductance L grid (inductance of the electrical network between the PCC and the source). The value of the L g is varied from 0.07 to 0.17 p.u. With the increase in the value of the L g , the damping factor decreases from 0.707 to 0.5. However, the system remains stable with the designed PI controller, as evident from Fig. 19 .
V. SIMULATION AND EXPERIMENTAL RESULTS
The simulation study and the experimental verification is carried out to verify the analysis and the design methodology and the results are presented in this section.
A. Simulation Study
The simulations have been carried out using the PLECS simulation tool. The parameters used for the simulation study are given in Table IV . The controller behavior to the step change in the reference signal is shown in Fig. 20 . The d-axis current reference is changed from 0.5 to 1 p.u. The grid current tracks the reference and transient performance is also found to be satisfactory. Fig. 21 shows the simulated waveforms of the system, operating under rated conditions with the unity power factor operation. The harmonic spectrum of the simulated grid current is obtained by using fast Fourier transform and plotted along with the BDEW harmonic current injection limit in Fig. 22 . The major harmonic components around the second carrier harmonic frequency are effectively suppressed. All harmonic components are within the specified harmonic current injection limits.
B. Experimental Results
To verify the analysis and the design methodology, a line filter for a small-scale (11-kVA) laboratory prototype with two interleaved VSCs was designed. The parameters of the line filter used in this setup are listed in Table IV . In order to avoid the effect of the background harmonics present in the grid voltage, an ac power source MX-35 from the California Instruments is used as a harmonic free grid emulator. The grid impedance is taken to be Z grid =0.04 p.u. The control is implemented using TMS320F28346 floating-point digital signal processor.
A 0.6-mH three-phase inductor is used as a converter-side inductor. The circulating current filter L C has a leakage induc- tance of 0.27 mH. Therefore, the total converter-side inductance L f = 0.87 mH (0.019 p.u.). A three-phase, 10-kVA, 1:1 transformer is used. The leakage inductance of this transformer is measured to be 3.1 mH (0.0675 p.u.), which is nearly equal to the required value of the 0.07 p.u. Therefore, L g is comprised of the leakage inductance of the transformer only and an additional inductor is avoided.
The experiment was performed at rated conditions with unity power factor operation. Fig. 23 shows the experimental waveforms. The circulating current is effectively suppressed by using CI, as shown in Fig. 23(a) . As a result, the effect of the circulating current in the individual VSC currents can be conveniently neglected. Therefore I A,1 ≈ I A,2 and the sum of these two currents (I A ) is also shown in Fig. 23(a) . The maximum value of the switch current ripple is 0.4 p.u. against the design constraint of 0.45 p.u.
The current through the LC trap branch and the capacitive branch C f is shown in Fig. 23(b) . The LC trap branch provides low-impedance path to the second carrier frequency harmonic and its side bands. Whereas, the capacitive branch C f sinks the high-frequency harmonic components. The injected current and voltage at the PCC are also shown in Fig. 23(b) . The measured grid current had a THD of 3.1% and the magnitude of the individual harmonic component is plotted in Fig. 24 . The magnitude of all the harmonic frequency components of the grid current is lower than the specified BDEW harmonic current injection limits. The major harmonics components around the second carrier harmonic are suppressed effectively and the magnitude of these components are also within the prescribed current injection limits. The relative amplitude of the harmonic components in the low-frequency range is more in the measured grid current than on the simulated grid current. The even order harmonics are mainly present due to the asymmetrical three limb structure of the inductor L f and the transformer (L g ). The transformer also draws nonlinear magnetizing current and increases the magnitude of the odd order harmonics as well. To validate the filter performance, the experiment was also performed by replacing the transformer with a 3.1-mH three-limb inductor. The grid impedance is also set to zero. The grid current waveform is shown in Fig. 25 and the measured grid current had a THD of 1.38%. The magnitude of the low-order odd harmonic components present in the grid current is given in Table V and it is compared with the magnitude of the corresponding harmonic components of a grid current with a transformer. The magnitude of the low-order harmonic components is significantly smaller with the equivalent inductor than that with the transformer. Therefore, it is concluded that the magnetizing current of the transformer significantly contributes toward the low-order odd harmonic components of the grid current.
VI. CONCLUSION
A step-by-step design procedure of the line filter for the highpower WECS is presented in this paper. In-depth analysis of the effect of the interleaved carriers on the harmonic performance of the parallel connected VSCs has been made. The closed-form analytical harmonic solution for the two parallel interleaved VSCs, modulated by asymmetrical regular sampled DPWM1 scheme, is derived and the reduction in the magnitude of some of the harmonic components is demonstrated. The effect of the interleaved carriers on the switch current ripple is also analyzed. The set of the worst case individual voltage harmonic components in the entire operating range (VVHS) is derived, and it is used to obtain the required value of the filter admittance for each harmonic components. The additional LC trap branch with the conventional LCL filter is used. The characteristics of the proposed line filter is analyzed and the design procedure to select the filter parameters, such that the filter admittance closely matches with the required admittance at all concerned harmonic frequencies is presented. Although the design example presented in the paper considers DPWM1 as the modulation scheme, the proposed filter design approach can be equally applicable to other PWM schemes as well. The performance of the filter has been tested. The magnitude of the individual harmonic components in the grid current is within the harmonic current injection limits, specified by the BDEW standards.
APPENDIX
Considering the single-phase equivalent circuit of the proposed filter, as shown in Fig. 13 where
